A System On Chip Dedicated To Pipeline Neighborhood Processing For Mathematical Morphology - Mines Paris Accéder directement au contenu
Communication Dans Un Congrès Année : 2008

A System On Chip Dedicated To Pipeline Neighborhood Processing For Mathematical Morphology

Résumé

This paper describes a system on chip for image processing. It is based on a pipe-line of neighborhood processors named SPoC and is controlled by a general purpose processor. Each SPoC are connected one to the other through a reconfigurable data path to get more adaptability and their structure exploits temporal and spatial parallelism to speed up computations and minimize memory transfers. Two applications, a motion detection algorithm and a licence plate extraction, are presented to show performances in terms of speed, embeddability and re-usability of the SoC. Comparisons with many architectures such as digital signal processors, workstations or embedded SIMD processors are made to benchmark the platform and prove the originality and the strength of our solution.
Fichier principal
Vignette du fichier
pics.pdf (495.94 Ko) Télécharger le fichier
Origine : Fichiers produits par l'(les) auteur(s)
Loading...

Dates et versions

hal-00830910 , version 1 (06-06-2013)

Identifiants

  • HAL Id : hal-00830910 , version 1

Citer

Christophe Clienti, Serge Beucher, Michel Bilodeau. A System On Chip Dedicated To Pipeline Neighborhood Processing For Mathematical Morphology. 16th European Signal Processing Conference (EUSIPCO 2008), Aug 2008, Lausanne, Switzerland. 5 p. ⟨hal-00830910⟩
142 Consultations
166 Téléchargements

Partager

Gmail Facebook X LinkedIn More