

Static Compilation Analysis for Host-Accelerator Communication Optimization

Mehdi Amini, Fabien Coelho, François Irigoin, Ronan Keryell

To cite this version:

Mehdi Amini, Fabien Coelho, François Irigoin, Ronan Keryell. Static Compilation Analysis for Host-Accelerator Communication Optimization. LCPC'2011 : The 24th International Workshop on Languages and Compilers for Parallel Computing, Sep 2011, Fort Collins, Colorado, United States. pp. 237-251. hal-00743496

HAL Id: hal-00743496 <https://minesparis-psl.hal.science/hal-00743496>

Submitted on 19 Oct 2012

HAL is a multi-disciplinary open access archive for the deposit and dissemination of scientific research documents, whether they are published or not. The documents may come from teaching and research institutions in France or abroad, or from public or private research centers.

L'archive ouverte pluridisciplinaire **HAL**, est destinée au dépôt et à la diffusion de documents scientifiques de niveau recherche, publiés ou non, émanant des établissements d'enseignement et de recherche français ou étrangers, des laboratoires publics ou privés.

Static Compilation Analysis for Host-Accelerator Communication Optimization

Mehdi AMINI^{1,2}, Fabien COELHO², François IRIGOIN² and Ronan KERYELL¹

¹ HPC Project, Meudon, France name.surname@hpc-project.com ² MINES ParisTech/CRI, Fontainebleau, France name.surname@mines-paristech.fr

Abstract. We present an automatic, static program transformation that schedules and generates efficient memory transfers between a computer host and its hardware accelerator, addressing a well-known performance bottleneck. Our automatic approach uses two simple heuristics: to perform transfers to the accelerator as early as possible and to delay transfers back from the accelerator as late as possible. We implemented this transformation as a middle-end compilation pass in the pips/Par4All compiler. In the generated code, redundant communications due to data reuse between kernel executions are avoided. Instructions that initiate transfers are scheduled effectively at compile-time. We present experimental results obtained with the Polybench 2.0, some Rodinia benchmarks, and with a real numerical simulation. We obtain an average speedup of 4 to 5 when compared to a naïve parallelization using a modern gpu with Par4All, hmpp, and pgi, and 3.5 when compared to an OpenMP version using a 12-core multiprocessor.

Keywords: Automatic parallelization, communication optimization, source-to-source compilation, heterogeneous parallel architecture, gpu

1 Introduction

Hybrid computers based on hardware accelerators are growing as a preferred method to improve performance of massively parallel software. In 2008, Roadrunner, using *PowerXCell 8i* accelerators, headed the TOP500 ranking. The June 2011 version of this list and of the Green500 list both include in the top 5 three hybrid supercomputers employing NVIDIA GPUs. These highly parallel hardware accelerators allow potentially better performance-price and performance-watts ratios when compared to classical multi-core cpus. The same evolution is evident in the embedded and mobile world (NVIDIA Tegra, etc.). In all, the near future of high performance computing appears heterogeneous.

The disadvantage of heterogeneity is the complexity of its programming model: the code executing on the accelerator cannot directly access the host memory and *vice-versa* for the CPU. Explicit communications are used to exchange data, via slow io buses. For example, pci bus offers 8 GB/s. This is generally thought to be the most important bottleneck for hybrid systems [\[7,](#page-15-0)[9](#page-15-1)[,10\]](#page-15-2). Though some recent architectures avoid explicit copy instructions, the low performance pci bus is still a limitation.

We propose with PAR4ALL [\[15\]](#page-15-3) an open source initiative to unify efforts concerning compilers for parallel architectures. It supports the automatic integrated compilation of applications for hybrid architectures. Its basic compilation scheme generates parallel and hybrid code that is correct, but lacks efficiency due to redundant communications between the host and the accelerator.

Much work has been done regarding communication optimization for distributed computers. Examples include message fusion in the context of SPDD (Single Program Distributed Data) [\[12\]](#page-15-4) and data flow analysis based on array regions to eliminate redundant communications and to overlap the remaining communications with compute operations [\[13\]](#page-15-5).

We apply similar methods to offload computation in the context of a hostaccelerator relationship and to integrate in a parallelizing compiler a transformation that optimizes cpu-gpu communications at compile time. In this paper we briefly present existing approaches addressing the issue of writing software for accelerators (§ [2\)](#page-2-0). We identify practical cases for numerical simulations that can benefit from hardware accelerators. We show the limit of automatic transformation without a specific optimization for communication $(\S 3)$ $(\S 3)$. We present a new data flow analysis designed to optimize the static generation of memory transfers between host and accelerator (§ [4\)](#page-6-0). Then, using a 12-core Xeon multiprocessor machine with a NVIDIA Tesla GPU C2050, we evaluate our solution on well known benchmarks [\[22](#page-15-6)[,6\]](#page-15-7). Finally, we show that our approach scales well with a real numerical cosmological simulation $(\S 5)$ $(\S 5)$.

2 Automatic or Semi-Automatic Transformations for Hardware Accelerators

Targeting hardware accelerators is hard work for a software developer when done fully manually. At the highest level of abstraction and programmer convenience, there are APIs and C-like programming languages such as CUDA, OPENCL. At lower levels there are assembly and hardware description languages like VHDL. NVIDIA CUDA is a proprietary C-extension with some $C++$ features, limited to nvidia gpus. The OpenCL standard includes an api that presents an abstraction of the target architecture. However, manufacturers can propose proprietary extensions. In practice, OpenCL still leads to a code tuned for a particular accelerator or architecture. Devices like fpgas are generally configured with languages like VHDL. Tools like the Altera C-to-VHDL compiler c2h attempt to raise the level of abstraction and convenience in device programming.

2.1 Semi-Automatic Approach

Recent compilers comprise an incremental way for converting software toward accelerators. For instance, the pgi Accelerator [\[23\]](#page-15-8) requires the use of directives. The programmer must select the pieces of source that are to be executed on the accelerator, providing optional directives that act as hints for data allocations and transfers. The compiler generates all code automatically.

hmpp [\[5\]](#page-14-0), the caps compiler, works in a similar way: the user inserts directives to describe the parameters required for code generation. Specialization and optimization possibilities are greater, but with the same drawback as OpenCL extensions: the resulting code is tied to a specific architecture.

JCUDA [\[24\]](#page-15-9) offers a simpler interface to target CUDA from JAVA. Data transfers are automatically generated for each call. Arguments can be declared as IN, OUT, or INOUT to avoid useless transfers, but no piece of data can be kept in the gpu memory between two kernel launches. There have also been several initiatives to automate transformations for OpenMP annotated source code to cuda [\[20,](#page-15-10)[21\]](#page-15-11). The GPU programming model and the host accelerator paradigm greatly restrict the potential of this approach, since OpenMP is designed for shared memory computer. Recent work [\[14,](#page-15-12)[19\]](#page-15-13) adds extensions to OpenMP that account for cuda specificity. But, these lead again to specialized source code.

These approaches offer either very limited automatic optimization of hostaccelerator communications or none at all. OpenMPC [\[19\]](#page-15-13) includes an interprocedural liveness analysis to remove some useless memory transfers, but it does not optimize their insertion. Recently, new directives were added to the pgi [\[23\]](#page-15-8) accelerator compiler to precisely control data movements. These make programs easier to write, but the developer is still responsible for designing and writing communications code.

2.2 Fully Automatic Approach: Par4All

Par4All [\[15\]](#page-15-3) is an open-source initiative that aims to develop a parallelizing compiler based on source-to-source transformations. The current development version (1.2.1) generates OpenMP from C and Fortran source code for shared memory architecture and CUDA or OPENCL for hardware accelerators including NVIDIA and ATI GPUs. The automatic transformation process in PAR4ALL is heavily based on pips compiler framework phases [\[17,](#page-15-14)[1\]](#page-14-1). The latter uses a linear algebra library [\[2\]](#page-14-2) to analyze, transform and parallelize programs using polyhedral representations [\[11\]](#page-15-15). Parallel loop nests are outlined $(i.e.$ extracted) in new functions tagged as eligible on the gpu. They are called kernels in the hybrid programming terminology. Convex array region analyses [\[8\]](#page-15-16) are used to characterize the data used and defined by each kernel.

Par4All often parallelizes computations with no resulting speedup because communication times dominate. The new transformation presented here obtains better speedups by improving communication efficiency.

3 Stars-PM Simulation

Small benchmarks like the Polybench suite [\[22\]](#page-15-6) are limited to a few kernels, sometimes surrounded with a time step loop. Thus they are not representative of a whole application when evaluating a global optimization. To address this issue, we do not limit our experiments to the Polybench benchmarks, but we also include Stars-PM, a particle mesh cosmological N-body code. The sequential version was written in C at Observatoire Astronomique de Strasbourg and was rewritten and optimized by hand using CUDA to target GPUs [\[3\]](#page-14-3).

```
(a) A satellite triggers a bar and
  spiral arms in a galactic disc.
int main (int argc, char *argv []) {
   '* Read data from a file */init\_data (argv [1]);
  /* \bar{M}ain temporal loop */for (t = 0; t < T; t \neq DT)iteration (\ldots);
   \sqrt{*} Output results to a file *\sqrt{ }write data (argv [2]);
}
 (b) Simplied scheme for simulations.
                                              void iteration (coord pos [NP] [NP] [NP],
                                                                   coord vel[NP][NP][NP],<br>float dens[NP][NP][NP],
                                                                  int data[NP][NP][NP]int \; hist \; o \; [NP] [NP] [NP] ) {
                                                 /* Cut the tri-dimensionnal space
                                                   * in a regular mesh *d is cretisation (pos, data);
                                                  \not\iff Compute\ density\ on\ the\ grid\ *\!histogram (data, hist);
                                                 /* Compute potential on the mesh
                                                  * in the Fourier space */p \, o \, t \, e \, n \, t \, i \, a \, l \, ( \, hist \, o \, , \, \, \dot{d} \, e \, n \, s \, ) \, ;/* For each dimension, compute the* force and then update the speed */force x (dens, force);updatevel(vel, force, data, 0, dt);<br>forcey(dens, force);
                                                 up \, datevel(v \, el \, , \, force \, , \, data \, , \, 1 \, , \, dt \, ) \, ;forcez (dens, force);
                                                 up datevel (vel , force , data , 2 , dt );/* Move particles */updatepos (pos, vel);
                                               }
```
(c) Time step in the cosmological simulation.

Fig. 1: Outline of the Stars-PM cosmological simulation code.

This simulation is a model of gravitational interactions between particles in space. It represents three-dimensional space with a discrete grid. Initial conditions are read from a file. A sequential loop iterates over successive time steps. Results are computed from the final grid state and stored in an output file. This general organization is shown in the simplified code shown in Fig. [1b.](#page-4-0) It is a common technique in numerical simulations. The processing for a time step is illustrated Fig. [1c.](#page-4-1)

3.1 Transformation Process

The automatic transformation process in Par4All is based on parallel loop nest detection. Loop nests are then outlined to obtain kernel functions.

The simplified code for function discretization(pos, data) is provided before and after the transformation in Figs. [2](#page-5-0) and [3](#page-5-1) respectively. The loop nest is detected as parallel and selected to be transformed into a kernel. The loop body is outlined in a new function that will be executed by the gpu, and the loop nest is replaced by a call to a kernel launch function. pips performs several array regions analyses: W (resp. R) is the region of an array written (resp. read) by a statement or a sequence of statements, for example a loop or a function. pips

```
void discretization (coord pos [NP] [NP] [NP]
                                 int data [NP] [NP] [NP]int i, j, k;float x, y, z;<br>for (i = 0; i < NP; i++)<br>for (j = 0; j < NP; j++)for (k = 0; k < NP; k++) {
            x = \text{pos} \{i \} \cup \{j \} \{k \}. x;
              y = pos[i][j][k].y;<br>z = pos[i][j][k].z;<br>data[i][j][k] = (int)(x/DX)*NP*NP
                                    + \langle int \rangle \langle y/DX) *NP
                                    + (int) (z/DX);}
}
```
Fig. 2: Sequential source code for function discretization.

also computes \mathcal{IN} and \mathcal{OUT} [\[8\]](#page-15-16) regions. These are conservative over-estimates of the respective array areas used $(\mathcal{I}N)$ and defined $(\mathcal{O}U\mathcal{T})$ by the kernel. $\mathcal{I}N$ regions must be copied from host to GPU before kernel execution. \mathcal{OUT} regions must be copied back afterward.

Looking at function discretization (Fig. [2\)](#page-5-0) we observe that the pos array is used in the kernel, whereas data array is written. Two transfers are generated (Fig. [3\)](#page-5-1). One ensures that data is moved to the gpu before kernel execution and the other copies the result back to the host memory after kernel execution.

```
void discretization (coord pos [NP] [NP] [NP] , int data [NP] [NP] [NP]) {
  // Pointers to memory on accelerator
   coord (*pos0)[NP][NP][NP] = (coord (*)[NP][NP]] 0;<br>int (*data0)[NP][NP][NP] = (int (*)[NP][NP][NP]) 0;
  // Allocating buffers on the GPU and copy in
  P4A_accel_malloc ((void **) &data0 , sizeof(int)*NP*NP*NP);<br>P4A_accel_malloc ((void **) &pos0 , sizeof(coord)*NP*NP*NP);
  P4A_copy_to_accel(sizeof(coord)*NP*NP*NP, pos, *pos0);<br>P4A_call_accel_kernel_2d(discretization_kernel ,NP,NP,*pos0,*data0);
  // \bar{Co}py \bar{out} and GPU \bar{b}uffers deallocation
  P4A_copy_from_accel(sizeof(int)*NP*NP*NP, data, *data0);
   P4A_acce l_ free ( data0 ) ;
P4A_acce l_ free ( pos0 ) ;
}
  / The kernel corresponding to sequential loop body
P4A_accel_kernel discretization_kernel (coord *pos, int *data) {
       int k; float x, y, z;<br>
int i = P4A_vp_1; // P4A_vp_* are mapped from CUDA BlockIdx.*<br>
int j = P4A_vp_0; // and ThreadIdx.* to loop indices<br>
// Iteration clamping to avoid GPU iteration overrun:
       \mathbf{i} \mathbf{f} ( \mathbf{i} \leq \mathbf{N} P \& \& \mathbf{j} \leq \mathbf{N} P)
             for (k = 0; k < NP; k \neq 1) {
                   x = (* (pos+k+NP*NP*NP* i+NP* j)) . x ;y = (\star (\text{pos}+k+NP*NP*NP* i+NP* j)). y;
                   z = (\ast (\text{pos}+\text{k}+\text{NP}*\text{NP}*\text{i}+\text{NP}*\text{j})\hat{i} \cdot z;*(\text{ dat }a+k+NP*NP*NP* i+NP* j) = (\text{int })(x/DX)*NP*NP*j+\hspace{1.1cm} \frac{(\hspace{1pt}\mathrm{in}\hspace{1pt} \mathrm{t}\hspace{1pt} )}{(\hspace{1pt}\mathrm{in}\hspace{1pt} \mathrm{t}\hspace{1pt} )} (\hspace{1pt}\mathrm{y}\hspace{1pt} /\hspace{1pt} \mathrm{DX}) \hspace{1pt} * \mathrm{NP}\ \hspace{1pt} } \hspace{1pt} \ + \hspace{1.1cm} \frac{(\hspace{1pt}\mathrm{in}\hspace{1pt} \mathrm{t}\hspace{1pt} )}{(\hspace{1pt}\mathrm{in}\hspace{1pt} \mathrm{t}\hspace{1pt} ) (\hspace{1pt}\mathrm{z}\hspace{1pt} /\}
}
```
Fig. 3: Code for function discretization after automatic gpu code generation.

3.2 Limit of this Approach

Data exchanges between host and accelerator are executed as DMA transfers between ram memories across the pci-express bus, which currently offers a theoretical bandwidth of 8 GB/s. This is really small compared to the gpu memory bandwidth which is close to 150 GB/s. This low bandwidth can annihilate all gain obtained when offloading computations in kernels, unless they are really compute intensive.

With our hardware (see \S [5\)](#page-10-0), we measure up to 5.6 GB/s from the host to the gpu, and 6.2 GB/s back. This is obtained for a few tens of MB, but decreases dramatically for smaller blocks. Moreover this bandwidth is reduced by more than a half when the transferred memory areas are not *pinned*—physically contiguous and not subject to paging by the virtual memory manager. Figure [5](#page-11-0) illustrates this behavior.

In our tests, using as reference a cube with 128 cells per edge and as many particles as cells, for a function like discretization, one copy to the gpu for particle positions is a block of 25 MB. One copy back for the particle-to-cell association is a 8 MB block. The communication time for these two copies is about 5 ms. Recent gpus offer ecc hardware memory error checking that more than doubles time needed for the same copies to 12 ms. Each buffer allocation and deallocation requires 10 ms. In comparison, kernel execution requires only 0.37 ms on the gpu, but 37 ms on the cpu. We note that the memory transfers and buffer allocations represent the largest potential for obtaining high speedups, which motivates our work.

3.3 Observations

In each time step, function iteration (Fig. [1c\)](#page-4-1) uses data defined by a previous one. The parallelized code performs many transfers from the gpu followed immediately by the opposite transfer.

Our simulation (Fig. [1b\)](#page-4-0) exemplifies the common pattern of data dependencies between loop iterations, where the current iteration uses data defined during previous ones. There is clear advantage in allowing such data to remain on the gpu, with copies back to the host only as needed for checkpoints and final results.

4 Optimization Algorithm

We propose a new analysis for the compiler middle-end to support efficient hostgpu data copying. The host and the accelerator have separated memory spaces, this analysis annotates internally the source program with information about where up-to-date copies of data lie—in host and/or gpu memory. This allows additional transformation to statically determine good places to insert asynchronous transfers with a simple strategy: Launch transfers from host to gpu as early as possible and launch those from gpu back to host as late as possible, while still guaranteeing data integrity. Additionally, we avoid launching transfers inside loops wherever possible. We use a heuristic to place transfers as high as possible in the call graph and in the AST.^{[1](#page-7-0)}

4.1 Definitions

The analysis computes the following sets for each statement:

- $-\mathcal{U}_{A}^{\geq}$ is the set of arrays known to be used next (>) to the accelerator;
- $-\overline{\mathcal{D}_A^{\le}}$ is the set of arrays known to be lastly (<) defined on the accelerator;
- $\mathcal{T}_{H\rightarrow A}$ is the set of arrays to transfer to the accelerator memory space immediately after the statement;
- $\mathcal{T}_{A\rightarrow H}$ is the set of arrays to transfer from the accelerator on the host immediately before the statement.

4.2 Intraprocedural Phase

The analysis begins with the \mathcal{D}_{A}^{\leq} set in a forward pass. An array is defined on the GPU for a statement S iff this is also the case for its immediate predecessors in the control flow graph and if the array is not used or defined by the host, *i.e.* is not in the set $\mathcal{R}(I)$ or $\mathcal{W}(I)$ computed by PIPS:

$$
\mathcal{D}_{A}^{<}(S) = \left(\bigcap_{S' \in \text{pred}(S)} \mathcal{D}_{A}^{<}(S')\right) - \mathcal{R}(S) - \mathcal{W}(S) \tag{1}
$$

The initialization is done at the first kernel call site S_k with the arrays defined by the kernel k and used later $(\mathcal{OUT}(S_k))$. The following equation is used at each kernel call site:

$$
\mathcal{D}_{A}^{<}(S_{k}) = \mathcal{OUT}(S_{k}) \bigcup \left(\bigcap_{S' \in \text{pred}(S_{k})} \mathcal{D}_{A}^{<}(S') \right)
$$
(2)

A backward pass is then performed in order to build \mathcal{U}^{\geq}_{A} . For a statement S, an array has its next use on the accelerator iff this is also the case for all statements immediately following in the control flow graph, and if it is not defined by S .

$$
\mathcal{U}_A^>(S) = \left(\bigcup_{S' \in \text{succ}(S)} \mathcal{U}_A^>(S')\right) - \mathcal{W}(S) \tag{3}
$$

Just as \mathcal{D}_A^{\leq} , \mathcal{U}_A^{\geq} is initially empty and is initialized at kernel call sites with the arrays necessary to run the kernel, $\mathcal{IN}(S_k)$, and the arrays defined by the

 1 PIPS uses a hierarchical control flow graph [\[17,](#page-15-14)[1\]](#page-14-1) to preserve as much as possible of the ast. However, to simplify the presentation of the analyses, we assume that a CFG is available.

kernel, $W(S_k)$. These defined arrays have to be transferred to the GPU if we cannot established that they are entirely written by the kernel. Otherwise, we might overwrite still-valid data when copying back the array from the gpu after kernel execution:

$$
U_A^>(S_k) = \mathcal{IN}(S_k) \bigcup \mathcal{W}(S_k) \bigcup \left(\bigcup_{S' \in \text{succ}(S_k)} \mathcal{U}_A^>(S') \right) \tag{4}
$$

An array must be transferred from the accelerator to the host after a statement S iff its last definition is in a kernel and if it is not the case for at least one of the immediately following statements:

$$
\mathcal{T}_{A \to H}(S) = \mathcal{D}_A^{\leq}(S) - \bigcap_{S' \in \text{succ}(S)} \mathcal{D}_A^{\leq}(S') \tag{5}
$$

This set is used to generate a copy operation at the latest possible location.

An array must be transferred from the host to the accelerator if its next use is on the accelerator. To perform the communication at the earliest, we place its launch immediately after the statement that defines it, i.e. the statement whose $W(S)$ set contains it.

$$
\mathcal{T}_{H \to A}(S) = \mathcal{W}(S) \cap \left(\bigcup_{S' \in \text{succ}(S)} \mathcal{U}_A^>(S') \right) \tag{6}
$$

4.3 Interprocedural Extension

Kernel calls are potentially localized deep in the call graph. Consequently, a reuse between kernels requires interprocedural analysis. Function iteration (Fig. [1c\)](#page-4-1) illustrates this situation, each step corresponds to one or more kernel executions.

Our approach is to perform a backward analysis on the call graph. For each function f, summary sets $\overline{\mathcal{D}_A^{\leq}}(f)$ and $\overline{\mathcal{U}_A^{\geq}}(f)$ are computed. They summarize information about the formal parameters for the function. These sets can be viewed as contracts. They specify a data mapping that the call site must conform to. All arrays present in $\overline{\mathcal{U}_A^>}(f)$ must be transferred to the GPU before the call, and all arrays defined in $\overline{\mathcal{D}_A^{\lt}(f)}$ must be transferred back from the GPU before any use on the host. These sets are required in the computation of $\mathcal{D}_{A}^{<}$ and $\mathcal{U}_{A}^{>}$ when a call site is encountered. Indeed at a call site c for a function f , each argument of the call that corresponds to a formal parameter present in $\overline{\mathcal{U}_A^>}$ must be transferred to the gpu before the call, because we know that the first use in the called function occurs in a kernel. Similarly, an argument that is present in $\widetilde{\mathcal{D}_A^{\leq}}$ has been defined in a kernel during the call and not already transferred back when the call ends. This transfer can be scheduled later, but before any use on the host.

Equations [1](#page-7-1) and [3](#page-7-2) are modified for call site by adding a translation operator, $trans_{f→c}$, between arguments and formal parameters:

$$
\mathcal{D}_A^<(c) = \left(\text{trans}_{f \to c}(\overline{\mathcal{D}_A^<(f)}) \bigcup \left(\bigcap_{S' \in \text{pred}(c)} \mathcal{D}_A^<(S')\right)\right) - \mathcal{R}(c) - \mathcal{W}(c) \quad (7)
$$

$$
\mathcal{U}_c^>(c) = \left(\text{trans}_{f \to c}(\overline{\mathcal{U}_c^>(f)}) \bigcup \left(\bigcup_{j \in \mathcal{I}_c^>(f)} \mathcal{U}_j^>(S')\right)\right) - \mathcal{W}(c) \quad (8)
$$

$$
\mathcal{U}_A^>(c) = \left(\text{trans}_{f \to c}(\overline{\mathcal{U}_A^>}(f)) \bigcup \left(\bigcup_{S' \in \text{succ}(c)} \mathcal{U}_A^>(S') \right) \right) - \mathcal{W}(c) \tag{8}
$$

On the code Fig. [4,](#page-9-0) we observe, comparing the result of the interprocedural optimized code with the very local approach (Fig. [3\)](#page-5-1), that all communications and memory management (allocation/deallocation) have been eliminated from the main loop.

```
void discretization (coord pos [NP] [NP] [NP],<br>int data [NP] [NP] [NP]// q enerated variable
    coord ∗pos0 = P4A_runtime_resolve(pos ,NP*NP*NP∗sizeof(coord));<br>int *data0 = P4A_runtime_resolve(pos ,NP*NP*NP*sizeof(int));
       \sqrt{C}all kernel
    P4A_call_accel_kernel_2d(discretization_kernel ,<br>NP, NP, *pos0 , *data0);
}<br>int main(int argc, char *argv[]) {
   /* Read data from input files */init_data(argv[1], ....);<br>P4A_runtime_copy_to_accel(pos, ...* sizeof(...));<br>/* Main temporal moop */
   for ( t = 0; t < T; t+=DT)iteration (...):
     /∗ Output r e s u l t s t o a f i l e ∗/
    P4A_r = \text{unitime} \ \text{copy} \ \text{from} \ \text{accel}(\ \text{pos} \ , \ \ldots \ast \ \text{size} \ \text{of} \ (\ldots)) \ ;<br>write data (\arg v \ [2], ....);
}
```
Fig. 4: Simplified code for functions discretization and main after interprocedural communication optimization.

4.4 Runtime Library

Our compiler Par4All includes a lightweight runtime library that allows to abstract from the target (OPENCL and CUDA). It also supports common functions such as memory allocation at kernel call and memory transfer sites. It maintains a hash table that maps host addresses to gpu addresses. This allows flexibility in the handling of the memory allocations. Using it, the user call sites and his function signatures can be preserved.

The memory management in the runtime does not free the gpu buffers immediately after they have been used, but preserves them as long as there is enough memory on the gpu. When a kernel execution requires more memory than is available, the runtime frees some buffers. The policy used for selecting a buffer to free can be the same as for cache and virtual memory management, for instance LRU or LFU.

Notice in Fig. [4](#page-9-0) the calls to the runtime that retrieve addresses in the gpu memory space for arrays pos and data.

5 Experiments

We ran several experiments using the Polybench Suite, Rodinia, and *Stars-PM*. The Rodinia's tests had to be partially rewritten to match Par4All coding guidelines. Specifically, we performed a one-for-one replacement of C89 array definitions and accesses with C99 variable length array constructs. This was necessary for the automatic parallelization process of Par4All to succeed and provide good input to our communication optimization later in the compilation chain. All benchmarks presented here, including Stars-PM, are available with the current development version of Par4All [\[15\]](#page-15-3).

5.1 Metric

The first question is: what should we measure? While speedups in terms of cpu and wall clock time are most important to users if not to administrators, many parameters impact the results obtained. Let us consider for example the popular hotspot benchmark [\[16\]](#page-15-17). Its execution time depends on two parameters: the matrix size and the number of time steps. In the general context of gpu the matrix size should be large enough to fully load the gpu. In the context of this paper the time step parameter is at least as important since we move data transfers out of the time step loop. Figure [6](#page-11-0) shows how hotspot is affected by the number of time step iterations and approaches an asymptote, acceleration ranges from 1.4 to 14. The single speedup metric is not enough to properly evaluate our scheme.

We believe that a more objective measurement for evaluating our approach is the number of communications removed and the comparison with a scheme written by an expert programmer. Focusing on the speedup would also emphasize the parallelizer capabilities.

We propose to count the number of memory transfers generated for each version of the code. When the communication occurs in a loop this metric is parametrized by the surrounding loop iteration space. For instance many benchmarks are parametrized with a number of time steps t, thus if 3 memory transfers are present in the time step loop, and 2 are outside of the loop, the number of communication will be expressed as $3 \times t + 2$. Sometimes a loop that iterate over a matrix dimension cannot be parallelized, either intrinsically or because of limited capacity of the compiler. Memory transfers in such loop have a huge performance impact. In this case we use n to emphasize the difference with the time step iteration space.

5.2 Measurements

Figure [7](#page-12-0) shows our results on 20 benchmarks from Polybench suite, 3 from Rodinia, and the application Stars-PM (§ [3\)](#page-3-0). Measurements where performed on a machine with two Xeon Westmere X5670 (12 cores at 2.93 GHz) and a nvidia gpu Tesla C2050. The OpenMP versions used for the experiments are generated automatically by the parallelizer and are not manually optimized.

Fig. 5: Bandwidth for memory transfers Fig. 6: Execution times and speedups for over the pci-express bus by data size. versions of hotspot on gpu, with different iterations counts.

Kernels are exactly the same for the two automatically generated versions using PAR4ALL. We used the NVIDIA CUDA SDK 4.0, and GCC 4.4.5 with -03 .

For Polybench, we forced Par4All to ignore array initializations because they are both easily parallelized and occur before any of the timed algorithms. Our normal optimizer configuration would thus have "optimized away" the initial data transfer to the gpu within the timed code. The measurements in Fig. [7](#page-12-0) includes all communications.

Some of the Polybench test cases use default sizes that are too small to amortize even the initial data transfer to the accelerator. Following Jablin et al. [\[18\]](#page-15-18), we adapted the input size to match capabilities of the gpu.

For the cosmological simulation, the communication optimization speeds up execution by a factor of 14 compared to the version without our optimization, and 52 compared to the sequential code.

We include results for HMPP and PGI. Only basic directives were added by hand. We didn't use more advanced options of the directives, thus the compiler doesn't have any hints on how to optimize communications.

The geometric mean over all test cases shows that this optimization improves by a 4 to 5 factor over Par4All, pgi and hmpp naïve versions.

When counting the number of memory transfers, the optimized code performs very close to a hand written mapping. One noticeable exception is gramschmidt. Communications cannot be moved out of any loop due to data dependencies introduced by some sequential code. Some aggressive transformations in the compiler might help by accepting a slower generated code but allowing data to stay on the gpu. This would still be valuable if the slowdown is significantly lower than the communication overhead. The difficulty for the compiler is to evaluate the slowdown and to attempt parallelization only if optimized communications lead to a net performance increase. This is beyond our current capabilities.

Fig. 7: Speedup relative to naïve sequential version for an OpenMP version, a version with basic PGI and HMPP directives, a naïve CUDA version, and an optimized cuda version, all automatically generated from the naïve sequential code. Tables show the number of memory transfers.

5.3 Comparison with Respect to a Fully Dynamic Approach

While our aim has been to resolve the issue of communication optimization at compile time, other approaches are addressing it entirely at runtime. This is the case for the StarPU [\[4\]](#page-14-4) library.

We took an example included with the PAR4ALL distribution and rewrote it using StarPU in order to evaluate the overhead of the dynamic management of communication compared to our static scheme. This example performs 400 iterations of a simple *Jacobi* scheme on a 500×500 pixels picture loaded from a file and stores the result in another file.

We were able to confirm that $StarPU$ removed all spurious communications, just as our static scheme does. The manual rewrite using $StarPU$ and a GPU with CUDA offers a 4.7 speedup over the sequential version. This is nearly 3 times slower than our optimized scheme, which provides a 12.8 acceleration.

Although $StarPU$ is a library that has capabilities ranging far beyond the issue of optimizing communications, the overhead we measured confirmed that our static approach is relevant.

6 Related Work

Among the compilers that we evaluated \S [2.1,](#page-2-1) none implements such an automatic optimization. While Lee *et al.* address this issue [\[20,](#page-15-10) \S .4.2.3], their work is limited to liveness of data and thus quite similar to our unoptimized scheme.

Our proposal is independent of the parallelizing scheme involved, and is applicable to systems that transform OpenMP in cuda or OpenCL like OM-PCUDA [\[21\]](#page-15-11) or OPENMP to GPU [\[20\]](#page-15-10). It's also relevant for directives-based com-piler, such as JCUDA and hicuda [\[14\]](#page-15-12). It would also complete the work done on OpenMPC [\[19\]](#page-15-13) by not only removing useless communications but moving them up in the call graph. Finally it would free the programmer of the task of adding directives to manage data movements in hmpp [\[5\]](#page-14-0) and pgi Accelerator [\[23\]](#page-15-8).

In a recent paper [\[18\]](#page-15-18), Jablin *et al.* introduce CGCM, a system targeting exactly the same issue. cgcm, just like our scheme is focused on transferring full allocation units. While our granularity is the array, cgcm is coarser and considers a structure of arrays as a single allocation unit. While our decision process is fully static, CGCM takes decisions dynamically. It relies on a complete runtime to handle general pointers to the middle of any heap-allocated structure, which we do not support at this time. We obtain similar overall results, and used the same input sizes. Jablin et al. measured a less-than 8 geometric mean speedup vs. ours of more than 14. However, a direct comparison of our measurement is hazardous. We used GCC while Jablin *et al.* used *Clang*, and we made our measurements on a Xeon Westmere while he uses an older Core2Quad Kentsfield. He optimzed the whole program and measured wall clock time while we prevent optimization accross initialization functions and excluded them from our measures. Finally, he used a LLVM PTX backend for GPU code generation, while we used NVIDIA NVCC compilation chain. The overhead introduced by the runtime system in CGCM is thus impossible to evaluate.

7 Conclusion

With the increasing use of hardware accelerators, automatic or semi-automatic transformations assisted by directives take on an ever greater importance.

We have shown that the communication impact is critical when targeting hardware accelerators for massively parallel code like numerical simulations. Optimizing data movements is thus a key to high performance.

We introduced an optimization scheme that addresses this issue, and we implemented it in pips and Par4All.

We have experimented and validated our approach on 20 benchmarks of the Polybench 2.0 suite, 3 from Rodinia, and on a real numerical simulation code. The geometric mean for our optimization is over 14, while a naïve parallelization using CUDA achieves 2.22, and the OPENMP loop parallelization provides 3.9. While some benchmarks are not representative of a whole application, we measured on a real simulation an acceleration of 12 compared to a naïve parallelization and 8 compared to an OpenMP version on two 6-core processors. We found that our scheme performs very close to a hand written mapping.

We plan to improve the cache management in the runtime. We can go further than classic cache management algorithms because, unlike hardware cache, our runtime is software managed and can be dynamically controlled. Data flow analyses provide knowledge on the potential future execution of the program. This can be used in metrics to choose the next buffer to free from the cache. Cheap computations unlikely to be used again should be chosen first. Costly results that are certain to be used should be freed last.

The execution times measured with multi-core processors show that attention should be paid to work sharing between hosts and accelerators rather than keeping the host idle during the completion of a kernel. Multi-core and multi-gpu configurations are another track to explore, with new requirements to determine optimal array region transfers and computation localization.

Acknowledgments

We are grateful to Béatrice CREUSILLET, Pierre JOUVELOT, and Eugene Ressler for their numerous comments and suggestions which helped us improve our presentation, to Dominique AUBERT who let us use his cosmological simulation, and to Thomas JABLIN for his collaboration and comments.

References

- 1. Mehdi Amini, Corinne Ancourt, Fabien Coelho, Béatrice Creusillet, Serge Guelton, François Irigoin, Pierre Jouvelot, Ronan Keryell, and Pierre Villalon. Pips is not (just) polyhedral software. In 1st International Workshop on Polyhedral Compilation Techniques, Impact, (in conjunction with CGO 2011), April 2011.
- 2. Corinne Ancourt, Fabien Coelho, François Irigoin, and Ronan Keryell. A linear algebra framework for static High Performance Fortran code distribution. Scientific *Programming*, $6(1):3-27$, 1997.
- 3. Dominique Aubert, Mehdi Amini, and Romaric David. A particle-mesh integrator for galactic dynamics powered by GPGPUs. In International Conference on Computational Science: Part I, ICCS '09, 2009.
- 4. Cédric Augonnet, Samuel Thibault, Raymond Namyst, and Pierre-André Wacrenier. StarPU: A Unified Platform for Task Scheduling on Heterogeneous Multicore Architectures. Concurrency and Computation: Practice and Experience, Special Issue: Euro-Par 2009, 23:187-198, February 2011.
- 5. Francois Bodin and Stephane Bihan. Heterogeneous multicore parallel programming for graphics processing units. Sci. Program., $17:325-336$, December 2009.
- 6. Shuai Che, Michael Boyer, Jiayuan Meng, David Tarjan, Jeremy W. Sheaffer, Sang ha Lee, and Kevin Skadron. Rodinia: A benchmark suite for heterogeneous computing. In IEEE International Symposium on Workload Characterization, 2009.
- 7. Yifeng Chen, Xiang Cui, and Hong Mei. Large-scale FFT on GPU clusters. In 24th ACM International Conference on Supercomputing, ICS '10, 2010.
- 8. Béatrice Creusillet and François Irigoin. Interprocedural array region analyses. Int. J. Parallel Program., $24(6):513-546$, 1996.
- 9. Kaushik Datta, Mark Murphy, Vasily Volkov, Samuel Williams, Jonathan Carter, Leonid Oliker, David Patterson, John Shalf, and Katherine Yelick. Stencil computation optimization and auto-tuning on state-of-the-art multicore architectures. In Proceedings of the 2008 ACM/IEEE conference on Supercomputing.
- 10. Wenbin Fang, Bingsheng He, and Qiong Luo. Database compression on graphics processors. Proc. VLDB Endow., 3:670-680, September 2010.
- 11. Paul Feautrier. Parametric integer programming. RAIRO Recherche Opérationnelle, 22, 1988.
- 12. Hans Michael Gerndt and Hans Peter Zima. Optimizing communication in SU-PERB. In Proceedings of the joint international conference on Vector and parallel processing, CONPAR 90-VAPP IV, 1990.
- 13. Chun Gong, Rajiv Gupta, and Rami Melhem. Compilation techniques for optimizing communication on distributed-memory systems. In ICPP '93, 1993.
- 14. Tianyi David Han and Tarek S. Abdelrahman. hiCUDA: a high-level directivebased language for GPU programming. In Proceedings of GPGPU-2. ACM, 2009.
- 15. HPC Project. Par4All automatic parallelization. [http://www.par4all.org.](http://www.par4all.org)
- 16. Wei Huang, Shougata Ghosh, Siva Velusamy, Karthik Sankaranarayanan, Kevin Skadron, and Mircea R. Stan. Hotspot: acompact thermal modeling methodology for early-stage vlsi design. IEEE Trans. Very Large Scale Integr. Syst., May 2006.
- 17. François Irigoin, Pierre Jouvelot, and Rémi Triolet. Semantical interprocedural parallelization: an overview of the PIPS project. In ICS '91, pages 244-251, 1991.
- 18. Thomas B. Jablin, Prakash Prabhu, James A. Jablin, Nick P. Johnson, Stephen R. Beard, and David I. August. Automatic cpu-gpu communication management and optimization. In Proceedings of the 32nd ACM SIGPLAN conference on Programming language design and implementation, PLDI '11, pages 142-151, New York, NY, USA, 2011. ACM.
- 19. Seyong Lee and Rudolf Eigenmann. OpenMPC: Extended OpenMP programming and tuning for GPUs. In SC '10, pages 1-11, 2010.
- 20. Seyong Lee, Seung-Jai Min, and Rudolf Eigenmann. OpenMP to GPGPU: a compiler framework for automatic translation and optimization. In PPoPP, 2009.
- 21. Satoshi Ohshima, Shoichi Hirasawa, and Hiroki Honda. OMPCUDA : OpenMP execution framework for CUDA based on omni OpenMP compiler. In Beyond Loop Level Parallelism in OpenMP: Accelerators, Tasking and More, volume 6132 of Lecture Notes in Computer Science, pages 161-173. Springer Verlag, 2010.
- 22. Louis-Noël Pouchet. The Polyhedral Benchmark suite 2.0, March 2011.
- 23. Michael Wolfe. Implementing the PGI accelerator model. In GPGPU, 2010.
- 24. Yonghong Yan, Max Grossman, and Vivek Sarkar. JCUDA: A programmer-friendly interface for accelerating java programs with CUDA. In Proceedings of the 15th International Euro-Par Conference on Parallel Processing, 2009.